| You are in:Home/Publications/Standard-Logic Quasi Delay Insensitive Registers | |
Dr. Eslam Yahya :: Publications: |
|
| Title: | Standard-Logic Quasi Delay Insensitive Registers |
| Authors: | E Yahya, M Renaudin, G Lopin |
| Year: | 2008 |
| Keywords: | Not Available |
| Journal: | Not Available |
| Volume: | Not Available |
| Issue: | Not Available |
| Pages: | Not Available |
| Publisher: | Not Available |
| Local/International: | International |
| Paper Link: | Not Available |
| Full paper | Not Available |
| Supplementary materials | Not Available |
| Abstract: |
Asynchronous registers are a basic building block of asynchronous circuits. The used handshaking protocol has a significant effect on the total system performance. A new handshaking protocol is proposed to solve some addressed problems in the existing protocols. The effect of the handshaking protocol on the circuit power-consumption distribution is investigated. Some design guidelines are discussed and simulation results are proposed. |
