| You are in:Home/Publications/Implementation of Soft Decision Viterbi Decoder Based on a Digital Signal Processor | |
Ass. Lect. Aliaa Said Mousa :: Publications: |
|
| Title: | Implementation of Soft Decision Viterbi Decoder
Based on a Digital Signal Processor |
| Authors: | A liaa S. Mousa, A . I . T a m an ,M a h m o ud F. M. |
| Year: | 2015 |
| Keywords: | Convolutional Encoder, Viterbi Algorithm, Viterbi Convolutional Decoding Algorithm |
| Journal: | International Journal of Engineering Research & Technology (IJERT) |
| Volume: | 4 |
| Issue: | 06 |
| Pages: | 2278-0181 |
| Publisher: | www.ijert.org |
| Local/International: | International |
| Paper Link: | |
| Full paper | Aliaa Said Mousa_V4I6-IJERTV4IS060452.pdf |
| Supplementary materials | Not Available |
| Abstract: |
This paper describes the implementation of soft decision Viterbi channel decoding algorithm using a digital signal processor. This was done through a computer simulation and also through using a dsp56f807evm digital signal processor (DSP). The dsp56f807evm DSP can achieve the performance of up to 40 million instructions per second (MIPS) at 80MHz core frequency and consequently has gained more and more popularity in many applications. Moreover, the implemented Viterbi decoder was tested against an additive white Gaussian noise channel (AWGN) at different signal to noise ratios (S / N) and different convolutional code constraint lengths. |
